From one instruction to several instructions per cycle
Out-of-order superscalar processors

Add to my library

H1011 V1 Article

From one instruction to several instructions per cycle
Out-of-order superscalar processors

Authors : François ANCEAU, Daniel ETIEMBLE

Review date: August 3, 2022 | Lire en français

Add to my library Add to my library

Logo Techniques de l'Ingenieur You do not have access to this resource.
Request your free trial access! Free trial

Already subscribed?

1. From one instruction to several instructions per cycle

The acceleration of processors has always been the main motivation of designers. Pipelined scalar processors aimed to achieve an execution rate of one instruction per clock cycle (IPC = 1), using the techniques described in the article [H 1 004] . To execute several instructions of a sequential program per clock cycle (IPC > 1), two approaches are possible: the VLIW approach

You do not have access to this resource.
Logo Techniques de l'Ingenieur

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource. Click here to request your free trial access!

Already subscribed?

Article included in this offer

"Software technologies and System architectures"

( 234 articles )

Complete knowledge base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

View offer details
Contact us
Contact our team FAQ