Calculation near SRAM memory blocks
Computing in/near memory
Article REF: H1205 V1
Calculation near SRAM memory blocks
Computing in/near memory

Author : Daniel ETIEMBLE

Publication date: January 10, 2024 | Lire en français

Logo Techniques de l'Ingenieur You do not have access to this resource.
Request your free trial access! Free trial

Already subscribed?

4. Calculation near SRAM memory blocks

We present the Untether AI Bocqueria architecture, a gas pedal for neural network inference. This architecture can be considered in relation to a number of manycore architectures organized as a 2D network of computational blocks.

4.1 Manycore processors

A number of processors with a large number of cores use a 2D interconnection network (see [H 1 014] ).

The Xeon Phi Knight Landing (KNL) architecture was organized as a 2D grid of 36 computing units (figure...

You do not have access to this resource.
Logo Techniques de l'Ingenieur

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource. Click here to request your free trial access!

Already subscribed?


Article included in this offer

"Electronics"

( 262 articles )

Complete knowledge base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

View offer details