DSP memory architecture
Digital Signal Processors (DSP)

Add to my library

E3565 V1 Archive

DSP memory architecture


Digital Signal Processors (DSP)

Authors : Gérard BLANCHET, Patrick DEVRIENDT

Publication date: February 10, 2000 | Lire en français

Add to my library Add to my library

Logo Techniques de l'Ingenieur You do not have access to this resource.
Request your free trial access! Free trial

Already subscribed?

2. DSP memory architecture

It's a commonplace to say that memory is "the" bottleneck in processor operation. Many tricks can be used to achieve a throughput compatible with the processor's speed: caches, organization into banks and burst access, multi-access memory, etc. [2] .

.Simplified diagram of the TMS32010 memory architecture
You do not have access to this resource.
Logo Techniques de l'Ingenieur

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource. Click here to request your free trial access!

Already subscribed?


Article included in this offer

"Electronics"

( 263 articles )

Complete knowledge base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

View offer details
Contact us