Examples of the use of design-for-testability techniques
Test of integrated digital circuits - Design For Testability
Quizzed article REF: E2461 V2
Examples of the use of design-for-testability techniques
Test of integrated digital circuits - Design For Testability

Authors : Mounir BENABDENBI, Régis LEVEUGLE

Publication date: May 10, 2022 | Lire en français

Logo Techniques de l'Ingenieur You do not have access to this resource.
Request your free trial access! Free trial

Already subscribed?

3. Examples of the use of design-for-testability techniques

Most of the Design For Testability (DFT) techniques mentioned in this article are now used in all complex circuits, even (if not especially) in those produced in very high volumes. Memory self-tests and scanpath implementation can be found in virtually every product. Standard compatibility IEEE 1149.1 is usually guaranteed, as each circuit is mounted on a card.

It's very difficult to obtain test specifications from manufacturers for the integrated circuits they produce, as this information is highly sensitive. Nevertheless, to give the reader a clearer idea of what is actually implemented in industry, here are two examples of general-purpose microprocessors from the 2000s. The first example in particular gives an idea of what is acceptable in terms of the extra surface area introduced by testing,...

You do not have access to this resource.
Logo Techniques de l'Ingenieur

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource. Click here to request your free trial access!

Already subscribed?


Article included in this offer

"Electronics"

( 262 articles )

Complete knowledge base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

View offer details