4. GENERATE instruction
The VHDL-AMS designer can describe in his code the iterative or conditional generation of instructions that will be integrated at design time according to static or generic parameter values using the instruction. GENERATE INSTRUCTION. This instruction is recursive and nestable.
The following sequence will conditionally generate instructions:
If generic_boolean_cond GENERATE
[Local declaration area
begin]
{instruction}
End ;
The next instruction will generate a certain number of instructions. This number will only be known at the time of processing:
For I in generic_range GENERATE
{instruction_i_dependant}
End ;
The following...
Exclusive to subscribers. 97% yet to be discovered!
Already subscribed? Log in!
GENERATE instruction
VHDL-AMS configuration principle
Article included in this offer
"Conversion of electrical energy"
(
278 articles
)
Updated and enriched with articles validated by our scientific committees
A set of exclusive tools to complement the resources
Bibliography
Exclusive to subscribers. 97% yet to be discovered!
Already subscribed? Log in!
![Écoutez notre podcast Cogitons Sciences : Clément Thivin, un ingénieur pas bateau [Des ingénieurs qui cassent la routine #3]](https://www.techniques-ingenieur.fr/actualite/wp-content/uploads/2022/04/visuel-Article-actu-Podcast-12-ok-2.png)
