Common errors in EMC CE marking tests
The CE Marking EMC Standards
Article REF: E1350 V1
Common errors in EMC CE marking tests
The CE Marking EMC Standards

Author : Florian DESQUINES

Publication date: May 10, 2017 | Lire en français

Logo Techniques de l'Ingenieur You do not have access to this resource.
Request your free trial access! Free trial

Already subscribed?

4. Common errors in EMC CE marking tests

Now that we've covered a few classic EMC tests, we'll look at the most common errors to be avoided when designing equipment.

These errors, identified by customers carrying out laboratory tests, more often than not result in non-compliant equipment.

EMC improvement is achieved through various types of action:

  • reduction of external factors; for example, we can reduce disturbances due to electrostatic discharges by reducing humidity in the premises, using antistatic flooring, etc. ;

  • equipment hardening; an electronic system can be "hardened" by choosing components that are the least sensitive to disturbances (different technological families: TTL, CMOS, etc.);

  • coupling reduction: for a given external source, the level of disturbance...

You do not have access to this resource.
Logo Techniques de l'Ingenieur

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource. Click here to request your free trial access!

Already subscribed?


Article included in this offer

"Electronics"

( 262 articles )

Complete knowledge base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

View offer details