Features of classic SIMD extensions
SIMD instruction sets
Article REF: H1200 V1
Features of classic SIMD extensions
SIMD instruction sets

Authors : Daniel ETIEMBLE, Lionel LACASSAGNE

Publication date: February 10, 2015 | Lire en français

Logo Techniques de l'Ingenieur You do not have access to this resource.
Request your free trial access! Free trial

Already subscribed?

2. Features of classic SIMD extensions

2.1 SIMD registers

Defining SIMD instructions on the 32-bit registers of 32-bit processors or the 64-bit registers of 64-bit processors was of limited interest, since it would have been of no real interest for floating-point computing and would have been limited to computing on bytes and 16-bit words for integers. With the exception of the aforementioned MMX extension of IA-32 with 64-bit registers, SIMD extensions took off with special 128-bit registers (SSE and Altivec series), then later with 256-bit registers.

Table 1 shows the number of SIMD registers and their sizes for the various versions of...

You do not have access to this resource.
Logo Techniques de l'Ingenieur

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource. Click here to request your free trial access!

Already subscribed?


Article included in this offer

"Software technologies and System architectures"

( 227 articles )

Complete knowledge base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

View offer details