VLIW execution principles
VLIW processors
Article REF: H1012 V1
VLIW execution principles
VLIW processors

Author : Daniel ETIEMBLE

Publication date: August 10, 2015, Review date: March 8, 2022 | Lire en français

Logo Techniques de l'Ingenieur You do not have access to this resource.
Request your free trial access! Free trial

Already subscribed?

2. VLIW execution principles

2.1 Some VLIW execution rules

The principles of VLIW execution are as follows:

  • several different operations are performed by one instruction ;

  • each operation slot is reserved for a defined class of operations;

  • fixed latencies are defined for the various operations;

  • the hardware requires the operations of a VLIW instruction to be independent;

  • the hardware does not control data dependencies between long instructions: this is the case for pure VLIWs. Variants can perform dependency checking, as we shall see in the processors presented in paragraphs

You do not have access to this resource.
Logo Techniques de l'Ingenieur

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource. Click here to request your free trial access!

Already subscribed?


Article included in this offer

"Software technologies and System architectures"

( 227 articles )

Complete knowledge base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

View offer details