Design methodology for digital negative-time circuits
Two-order IIR NGD circuit design on STM32 microcontroller
Research and innovation REF: IN408 V1
Design methodology for digital negative-time circuits
Two-order IIR NGD circuit design on STM32 microcontroller

Authors : Blaise RAVELO, Mathieu GUÉRIN, Wenceslas RAHAJANDRAIBE, Lala RAJAOARISOA

Publication date: June 10, 2023 | Lire en français

Logo Techniques de l'Ingenieur You do not have access to this resource.
Request your free trial access! Free trial

Already subscribed?

3. Design methodology for digital negative-time circuits

At present, because of these extraordinary and inherently counter-intuitive properties, NTC design engineering is still unfamiliar to electronics engineers. To make it familiar to non-specialists, it's important to develop a design methodology. The following paragraphs describe the various steps required to successfully design digital NTCs with RII.

3.1 Definitions of PB negative time specifications

Like all electronic circuits, such as filters [E 3 160]

You do not have access to this resource.
Logo Techniques de l'Ingenieur

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource. Click here to request your free trial access!

Already subscribed?


Article included in this offer

"Electronics"

( 262 articles )

Complete knowledge base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

View offer details