General architectural features
Digital Signal Processors (DSP)
Archive REF: E3565 V1
General architectural features
Digital Signal Processors (DSP)

Authors : Gérard BLANCHET, Patrick DEVRIENDT

Publication date: February 10, 2000 | Lire en français

Logo Techniques de l'Ingenieur You do not have access to this resource.
Request your free trial access! Free trial

Already subscribed?

7. General architectural features

Generally speaking, the latest DSPs are equipped with :

  • internal, and sometimes external, Harvard-type architecture: one memory bank for data, the other for programs;

  • pipeline operation.

In what follows, we'll review the principles and implications of these features. When we take a close look at the architecture of a DSP, we find characteristics that we attribute to reduced-instruction-set machines, or RISCs, i.e. :

  • each sub-cycle of a pipelined operation must see an instruction completed, and this condition imposes a "single word" format for instructions;

  • because of this instruction structure, decoding is simplified and a wired, non-microcoded sequencer is possible; the space occupied by control...

You do not have access to this resource.
Logo Techniques de l'Ingenieur

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource. Click here to request your free trial access!

Already subscribed?


Article included in this offer

"Electronics"

( 262 articles )

Complete knowledge base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

View offer details