Validation assistance (by simulation)
Formal methods for the verification of embedded systems
Article REF: H8250 V1
Validation assistance (by simulation)
Formal methods for the verification of embedded systems

Author : Emmanuelle ENCRENAZ-TIPHENE

Publication date: February 10, 2013 | Lire en français

Logo Techniques de l'Ingenieur You do not have access to this resource.
Request your free trial access! Free trial

Already subscribed?

4. Validation assistance (by simulation)

If formal methods are applied in processes requiring the highest levels of guarantees, they cannot always be successful, due to the combinatorial explosion or over-approximations that are too crude to apply in order to reach a conclusion. (Functional) test methods are still widely used. Being non-exhaustive, they pose the problem of selecting, from an infinite set of stimulus sequences to be applied, a finite, extremely reduced subset, enabling the system to be placed in hard-to-reach configurations that have been identified as particularly sensitive. Formal methods can be used to help select these relevant sequences, as well as to build observers that analyze properties of the system specification during runtime.

4.1 Different types of tests

There are different...

You do not have access to this resource.
Logo Techniques de l'Ingenieur

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource. Click here to request your free trial access!

Already subscribed?


Article included in this offer

"Software technologies and System architectures"

( 227 articles )

Complete knowledge base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

View offer details