Multi-pipeline model
Multi-pipeline superscalar processors
Article REF: H1010 V1
Multi-pipeline model
Multi-pipeline superscalar processors

Authors : Daniel ETIEMBLE, François ANCEAU

Publication date: August 10, 2015, Review date: August 3, 2022 | Lire en français

Logo Techniques de l'Ingenieur You do not have access to this resource.
Request your free trial access! Free trial

Already subscribed?

4. Multi-pipeline model

Order-based superscalars have an execution model shown in figure 8 . Pipelines break down into two parts:

  • a first part, sometimes called "static", acquires several instructions (sequential or from the branch target), decodes them, examines whether hardware resources are available, detects any data dependencies, and places in a launch buffer those instructions that can be launched in the same clock cycle. The maximum number of instructions that can be launched is usually 2 or 4. A number of rules define which instructions can be started in the same cycle. Stages in this first part of the pipeline may be suspended when resources are not available, when data dependencies exist, or when certain complex instructions need to be broken down into several...

You do not have access to this resource.
Logo Techniques de l'Ingenieur

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource. Click here to request your free trial access!

Already subscribed?


Article included in this offer

"Software technologies and System architectures"

( 227 articles )

Complete knowledge base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

View offer details