Concluding remarks
Memory hierarchy: caches
Article REF: H1002 V1
Concluding remarks
Memory hierarchy: caches

Authors : Daniel ETIEMBLE, François ANCEAU

Publication date: August 10, 2012, Review date: March 8, 2022 | Lire en français

Logo Techniques de l'Ingenieur You do not have access to this resource.
Request your free trial access! Free trial

Already subscribed?

7. Concluding remarks

Cache memories have been around and in use since the late 1960s. Since the mid-1990s, the growing gap between processor performance, and in particular cycle times, and DRAM performance has led to increasingly complex cache hierarchies. All processors of the 2010s have two or three cache levels. When these processors are multi-core, the coherence aspect of multi-processor caches is added. We have looked at the hardware aspects of cache hierarchies and software optimizations to take account of cache characteristics.

SCROLL TO TOP
You do not have access to this resource.
Logo Techniques de l'Ingenieur

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource. Click here to request your free trial access!

Already subscribed?


Ongoing reading
Concluding remarks

Article included in this offer

"Software technologies and System architectures"

( 227 articles )

Complete knowledge base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

View offer details