Memory hierarchy
Memory hierarchy: caches
Article REF: H1002 V1
Memory hierarchy
Memory hierarchy: caches

Authors : Daniel ETIEMBLE, François ANCEAU

Publication date: August 10, 2012, Review date: March 8, 2022 | Lire en français

Logo Techniques de l'Ingenieur You do not have access to this resource.
Request your free trial access! Free trial

Already subscribed?

1. Memory hierarchy

1.1 General

"One instruction per second requires one byte of memory and 1 bit/s of I/O capacity" – empirical law formulated by G. Amdahl, famous mainframe designer at IBM and in his own company.

Translated to contemporary values, this empirical law would mean that a computer executing 1 GIPS (1 billion instructions per second) would need 1 GB of memory and 1 Gb/s of I/O capacity. This empirical law emphasizes the necessary relationship between the three essential components of a computer: the processor, main memory and I/O. This dossier details one aspect of this relationship: the memory hierarchy between the processor and main memory.

Computers use a main memory (MP) and secondary memories. These memories differ in terms of technology...

You do not have access to this resource.
Logo Techniques de l'Ingenieur

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource. Click here to request your free trial access!

Already subscribed?


Article included in this offer

"Software technologies and System architectures"

( 227 articles )

Complete knowledge base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

View offer details