Glossary
Power management techniques in system on chips
Article REF: H8270 V1
Glossary
Power management techniques in system on chips

Authors : Michel AUGUIN, François VERDIER, Hend AFFES

Publication date: July 10, 2016 | Lire en français

Logo Techniques de l'Ingenieur You do not have access to this resource.
Request your free trial access! Free trial

Already subscribed?

6. Glossary

AVS: Adaptive Voltage Scaling

In normal operation, this technique is used to adapt the supply voltage to a fixed clock frequency. It is used to compensate for the effects of temperature variations and/or aging on transistor characteristics, or the variability of the manufacturing process.

Clock gating

The aim of this technique is to inhibit the clock of blocks that are in an inactive state. Compared with power gating, the power supply is maintained, so the memory cells retain their state.

Power gating

The aim of this technique is to determine the states of the power switches in the blocks according to their functional states.

Clock domain

All the blocks in a circuit that receive their clock from the same source. The...

You do not have access to this resource.
Logo Techniques de l'Ingenieur

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource. Click here to request your free trial access!

Already subscribed?


Article included in this offer

"Software technologies and System architectures"

( 227 articles )

Complete knowledge base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

View offer details