Techniques used to reduce consumption
Power management techniques in system on chips
Article REF: H8270 V1
Techniques used to reduce consumption
Power management techniques in system on chips

Authors : Michel AUGUIN, François VERDIER, Hend AFFES

Publication date: July 10, 2016 | Lire en français

Logo Techniques de l'Ingenieur You do not have access to this resource.
Request your free trial access! Free trial

Already subscribed?

2. Techniques used to reduce consumption

The notion of power can of course be calculated using the classic equation

P(t)=V(t)⋅I(t)

where the quantities V(t) and I(t) represent the voltage and current flowing in an electrical circuit. In most cases, this voltage is more or less constant, and the calculation of power is simply a matter of calculating the current consumed. Energy, on the other hand, is calculated as the integral over time of instantaneous power:

E=∫P(t)dt
You do not have access to this resource.
Logo Techniques de l'Ingenieur

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource. Click here to request your free trial access!

Already subscribed?

Article included in this offer

"Software technologies and System architectures"

( 227 articles )

Complete knowledge base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

View offer details
Contact our team FAQ