Conclusion and outlook
Power management techniques in system on chips
Article REF: H8270 V1
Conclusion and outlook
Power management techniques in system on chips

Authors : Michel AUGUIN, François VERDIER, Hend AFFES

Publication date: July 10, 2016 | Lire en français

Logo Techniques de l'Ingenieur You do not have access to this resource.
Request your free trial access! Free trial

Already subscribed?

5. Conclusion and outlook

Hardware techniques to support the implementation of power management in embedded electronic circuits are diverse and locally efficient. To achieve real energy efficiency, a number of issues need to be addressed:

  • The organization of a functional architecture according to a power management structure must be thought through in its entirety;

    For example, inserting a multitude of power control mechanisms locally can become counter-productive, as it is then difficult to manage them efficiently at system level.

  • The insertion of power management mechanisms affects functional performance and can also lead to logic errors if all precautions are not taken. Functional verification is thus a complex task for a circuit optimized for power consumption;

  • ...
You do not have access to this resource.
Logo Techniques de l'Ingenieur

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource. Click here to request your free trial access!

Already subscribed?


Article included in this offer

"Software technologies and System architectures"

( 227 articles )

Complete knowledge base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

View offer details