Packaging and interconnection processes for electronics components
Article REF: E3401 V1

Packaging and interconnection processes for electronics components

Author : Gilles POUPON

Publication date: April 10, 2016, Review date: February 21, 2023 | Lire en français

Logo Techniques de l'Ingenieur You do not have access to this resource.
Request your free trial access! Free trial

Already subscribed?

Overview

ABSTRACT

The emergence of new integration concepts and the use of collective methods to produce electronic components have had a major influence on the evolution of packaging and interconnection processes. This article gives an overview of the main integration concepts, attendant challenges and different technological approaches. Some specific difficulties associated with these new integration concepts are also discussed.

Read this article from a comprehensive knowledge base, updated and supplemented with articles reviewed by scientific committees.

Read the article

AUTHOR

  • Gilles POUPON: International Expert - CEA-LETI, Minatec, Grenoble, France

 INTRODUCTION

The penetration of electronics in virtually every segment of society (communications, transportation, education, agriculture, entertainment, healthcare, environmental controls, research and defense) is contributing to the acceleration of technological processes for making components and, consequently, their integration. Meeting the diversity of demand, at lower cost and with better performance, is impossible without major changes in the architecture, materials and packaging processes of electronic components and modules. These new packaging technologies are called "system-in-package", "wafer level packaging", "3D integration", "through silicon vias" and "interposers". As the need for components continues to grow, two major trends must be addressed: firstly, the reduction in the size of electronic components ("more Moore"), and secondly, the increase in functionality ("more than Moore"). To achieve this, innovation requires the development of new technologies, the emergence of new levels of integration, the extension of existing technologies to new applications and, of course, the evolution of electronic components.

A glossary and table of acronyms are presented at the end of the article, and readers are invited to refer to them as they read on.

You do not have access to this resource.
Logo Techniques de l'Ingenieur

Exclusive to subscribers. 97% yet to be discovered!

You do not have access to this resource. Click here to request your free trial access!

Already subscribed?


KEYWORDS

packaging   |   interconnections   |   microsystems   |   flip chip   |   wafer level packaging

Ongoing reading
Packaging and interconnection processes for electronic components

Article included in this offer

"Electronics"

( 262 articles )

Complete knowledge base

Updated and enriched with articles validated by our scientific committees

Services

A set of exclusive tools to complement the resources

View offer details